Radio frequency performance projection and stability trade-off of h-BN
  encapsulated graphene field-effect transistors by Feijoo, Pedro C. et al.
 1 
Radio Frequency Performance Projection and Stability Trade-off of h-BN 
Encapsulated Graphene Field-Effect Transistors 
Pedro C. Feijoo, Francisco Pasadas, José M. Iglesias, El Mokhtar Hamham, Raúl Rengel, 
David Jiménez 
P. C. Feijoo, F. Pasadas and D. Jiménez are with the Departament d’Enginyeria Electrònica of the Universitat 
Autònoma de Bacelona, Cerdanyola del Vallès, 08193 Spain (corresponding author: 
PedroCarlos.Feijoo@uab.cat).  
J. M. Iglesias, E. M. Hamham and R. Rengel are with the Departamento de Física Aplicada, Universidad de 
Salamanca, Salamanca, 37008 Spain. 
Abstract 
Hexagonal boron nitride (h-BN) encapsulation significantly improves carrier transport in 
graphene. This work investigates the benefit of implementing the encapsulation technique 
in graphene field-effect transistors (GFET) in terms of their intrinsic radio frequency (RF) 
performance, adding the effect of the series resistances at the terminals. For such a purpose, 
a drift-diffusion self-consistent simulator is prepared to get the GFET electrical 
characteristics. Both the mobility and saturation velocity are obtained by an ensemble 
Monte Carlo simulator upon considering the relevant scattering mechanisms that affect 
carrier transport. RF figures of merit are simulated using an accurate small-signal model. 
Results reveal that the cutoff frequency could scale up to the physical limit given by the 
inverse of the transit time. Projected maximum oscillation frequencies, in the order of few 
THz, are expected to exceed the values demonstrated by InP and Si based RF transistors. 
The existing trade-off between power gain and stability and the role played by the gate 
resistance are also studied. High power gain and stability are feasible even if the device is 
operated far away from current saturation. Finally, the benefits of device unilateralization 
and the exploitation of the negative differential resistance region to get negative-resistance 
gain are discussed. 
Index Terms 
h-BN encapsulated graphene, graphene field-effect transistors, negative differential 
resistance, radio frequency, stability  
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INTRODUCTION 
Electron transport properties of graphene improve considerably when this two-dimensional  
material is encapsulated between two layers of hexagonal boron nitride (h-BN): carrier 
mobility and saturation velocity can reach experimental values of more than 5·104 cm2 V-1 
s-1 and 5·107 cm s-1, respectively [1]–[3], which gives a significant increase with respect to 
the values of graphene supported on SiO2 substrates (mobilities of ~4500 cm
2 V-1 s-1 and 
saturation velocities of ~107 cm s-1 have been reported in [4], [5]). This improvement is 
caused by the low presence of dangling bonds in the h-BN/graphene interface, the similar 
chemical structure of graphene and h-BN surface, and the reduced rate of carrier scattering 
with surface polar phonons [1], [3]. Such a good performance in carrier transport makes h-
BN encapsulated graphene an ideal candidate for transistors with applications in power or 
current amplification of radio frequency (RF) analog signals [6]. The topic of RF 
performance of graphene field-effect transistors (GFET) has been extensively covered in 
[7]–[11], including the study of negative differential resistance (NDR) and its effect on RF 
stability [12], as well as the influence of contact resistance and gate resistance [13], [14]. 
This work explores the capability of h-BN encapsulated GFETs to deliver power and 
current gain when used as the active device in microwave/RF amplifiers. For this purpose, 
the RF figures of merit (FoM) of GFETs are assessed considering the intrinsic properties of 
the transistor together with the influence of the series resistances at the terminals, ignoring 
the effects produced by extrinsic capacitances. To compare with our theoretical predictions, 
experimental data needs a de-embedding procedure to extract the contribution of the 
parasitic capacitances. 
 
Fig. 1. Schematic of the h-BN encapsulated GFET considered in this work. The terminals are named as S 
(source), G (gate), BG (back gate) and D (drain). 
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RF PERFORMANCE SIMULATIONS 
We have considered a prototype h-BN encapsulated GFET, the scheme of which is 
depicted in Fig. 1. The h-BN/graphene/h-BN stack is on top of a thick SiO2 layer, which is, 
in turn, on top of a highly doped Si wafer acting as the back gate. We have considered 30 
nm thick h-BN top and bottom layers with relative permittivity of 3 [15] and a 285 nm SiO2 
layer with relative permittivity of 3.9, which are typical values for h-BN encapsulated 
GFETs [1], [16]. Drain and source series resistances are assumed to have the state-of-the-
art values of 100 Ω µm [17]. Narrow width effects can be neglected since channel width 
has been considered sufficiently large.  
Low field carrier mobility µLF and carrier saturation velocity vsat in h-BN encapsulated 
graphene were obtained by a self-consistent ensemble Monte Carlo (EMC) simulator at 
steady-state conditions that accounts for the scattering mechanisms in this particular 
encapsulated graphene structure [18]–[20]. The scattering mechanisms include graphene 
 
Fig. 2. (a) Electron mobility and (b) velocity saturation calculated by the EMC method as a function of the 
carrier concentration in the h-BN encapsulated graphene is shown together with the experimental values from  
[2]. (c) Channel length-MFP ratio as a function of the channel length for Vds of 0.1 and 0.5 V at different 
carrier concentrations. In all cases, L is larger than MFP, validating drift-diffusion assumption.  
 4 
intrinsic phonons, remote surface polar phonons from h-BN encapsulating layers, carrier-
carrier collisions and scattering caused by defects and charged impurities. A complete 
description of the formalism used for each scattering mechanism and the parameters chosen 
can be found in the supplementary material of [20]. Moreover, the hot phonon effect is also 
included, which is particularly important at high field conditions in graphene [21]. The 
levels of impurities and defects have been adjusted so the carrier mobility as a function of 
the carrier concentration n fits the experimental values obtained for h-BN encapsulated 
graphene in [2]. The values presented here are obtained considering the average velocity for 
a large number of particles in the simulation and an additional time average once the 
stationary conditions are reached. The statistical uncertainty is noticeably small: when using 
five different seeds for the random number generation, the standard error is less than 0.7% 
in the worst case, which clearly indicates that the numerical error is minimum. A number of 
particles between 4·104 and 4·105 have been considered in the simulations, depending on 
the carrier concentration. This guarantees that the margin of error in the results for a 99% 
confidence level is less than 0.7%. The results for µLF and vsat have been plotted in Fig. 2(a) 
and (b), where it can be observed that both magnitudes tend to decrease with the carrier 
concentration, reaching an approximately constant minimum value for carrier 
concentrations above 1013 cm-2. 
Throughout this work we assume that the grain boundaries in graphene are not affecting 
the carrier transport. This should be valid for monocrystalline graphene and polycrystalline 
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Fig. 3. Average number of scattering events per unit time as a function of the electric field for carrier 
concentrations of 1012 cm-2 (a), 4·1012 cm-2 (b) and 1013 cm-2 (c). The scattering events include carrier-carrier 
interactions (c-c), acoustic intravalley phonons at the Γ and K points (AC), optical phonons (OP), surface 
polar phonons from the h-BN layers (SPP), impurities and defects. 
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graphene samples with grain size much greater than the channel length. The grain size, in 
the latter case, is quite sensitive to the growth technique and values of mobility ranging 
from 2500 to 350,000 cm2 V-1 s-1 have been reported in the literature; the former case 
corresponding to all chemical vapor deposited (CVD) h-BN/graphene/h-BN samples [22], 
and the latter case to transferred CVD graphene encapsulated between exfoliated h-BN 
layers [2]. 
Importantly, EMC simulations allow calculation of the mean free path (MFP) and 
differentiation of the contribution of each scattering mechanism. Fig. 2(c) confirms that the 
MFP is smaller than the channel length L in all cases of channel length and carrier 
concentrations in graphene considered in this work, which guarantees the validity of the 
drift-diffusion mechanisms as the driving forces of the carrier transport. The separate 
influence of the different scattering mechanism types can be perceived in Fig. 3, where the 
average number of scattering events suffered by a carrier per unit time is presented as a 
function of the electric field for several carrier concentrations. Carrier-carrier scattering is 
the dominant mechanism. However, given its Coulombic nature and the momentum and 
energy conservation laws for the pair of interacting particles, the influence of each 
individual collision on the total velocity of colliding carrier pairs is minimal due to the 
preferred small wavevector transitions, therefore implying a reduced influence on saturation 
drift velocity and specially in mobility in comparison with other types of mechanisms. 
 
Fig. 4. (a) GFET working as a two-port network, characterized by an impedance matrix Z. (b) A four-port 
passive lossless reciprocal embedding can be added to the GFET for unilateralization, making z’12 = 0.  
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Moreover, at larger carrier concentrations and low fields its rate for each single electron is 
lower due to the Pauli exclusion principle, that restricts carrier-carrier interactions to those 
particles close to the Fermi surface [23]. The MFP values obtained are in the same range 
than in other theoretical studies that take into account electron-electron scattering [24].  At 
low carrier concentrations, the low-field mobility is strongly influenced by the interactions 
with the h-BN layers and, to a lesser extent, with defects and impurities, while the 
saturation velocity is importantly affected by surface polar phonon interactions and intrinsic 
optical phonons. On the other hand, at high carrier concentrations, defects and surface polar 
phonons are critical for the low field mobility. The saturation velocity in this high-
concentration regime is mostly influenced by intrinsic optical phonons, with a relevant role 
also of the interactions with the h-BN. 
The DC characteristics of the previously described GFET have been simulated by a 
method that self-consistently solves both Poisson’s equation and current-continuity 
equation [20], [25], introducing in the algorithm µLF and vsat data coming from the EMC 
 
Fig. 5. Stability and extrinsic cutoff frequency (fT,x) as a function of the intrinsic bias point for GFETs with L 
of 10 µm, (a) and (b), 1 µm, (c) and (d) and 100 nm, (e) and (f). Dashed lines in stability graphs correspond to 
zero intrinsic output conductance gd, which delimit the intrinsic NDR region. 
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simulator. This method naturally takes into account the influence of drain voltage Vds, 
which may introduce strong short-channel effects in scaled GFETs. It also includes an 
appropriate carrier saturation velocity model at high fields [25]. As for the GFET 
simulation, both µLF and vsat have been assumed to be equal for electrons and holes and 
constant for n below 5·1011 cm-2. Throughout this work, we have considered a positive Vds, 
but all the results for channels dominated by electrons or holes, including the cases of 
ambipolar conduction, can be easily extrapolated to the case of negative Vds by only 
exchanging the type of carrier. 
To study the GFET RF performance, we have used the small-signal model determined by 
the impedance matrix Z, the inverse of the admittance matrix Y as described in [20]. For the 
calculation of the DC charge at each terminal, we have used a linear Ward-Dutton partition, 
guaranteeing charge conservation in the device [26]. The small-signal model contains 
information on the transconductance gm and the output conductance gd parameters, which 
are obtained from the resulting perturbation in the drain current that originates from small 
voltage variations around gate and drain biases, respectively. Additionally, the model 
includes the Cij transcapacitances, which result from the perturbation observed in the charge 
of the “i” terminal due to small variations in the voltage of the “j” terminal, where i and j 
refer to the drain/source/gate terminals. Together with the intrinsic small-signal model of 
the GFET, the only extrinsic elements that have been taken into account have been the 
series resistances at source, drain and gate terminals, ignoring the possible effects of 
parasitic capacitances. This way, current gain, power gain and stability were analyzed 
considering the GFET as a two-port network, where the top gate - source terminals are 
acting as the input port, and the drain - source terminals as the output port, with the source 
being the common terminal [27]. 
Next, we have simulated the GFET power gain considering a simple amplifier 
configuration with a voltage source vS (with internal impedance ZS) connected to the GFET 
input port and a passive load ZL connected to the output, as shown in Fig. 4(a). In this 
configuration we have calculated the maximum available gain (MAG) or the maximum 
stable gain (MSG) depending on whether the device is stable or potentially stable. The 
former case implies that the two-port network is stable for all combinations of passive ZS 
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and ZL, but for the latter only some combinations of passive source an load impedances lead 
to stability [28]. This configuration is also used to determine the extrinsic cutoff frequency 
fT,x, which corresponds to the frequency at which the extrapolation of low-frequency current 
gain becomes equal to one. 
The examined GFET behaves as a bilateral device at high frequency (beyond 100 GHz) 
since the impedance parameter z12, which is related to the transmission of signals from the 
output to the input, departs significantly from zero. Because of this, it is interesting to 
consider a linear lossless reciprocal embedding added to the two-port network as depicted 
in the schematic of Fig. 4(b) with the purpose of avoiding any reverse signal transmission. 
The resulting impedance matrix Z’ must then verify that its element z’12 is null. Maximum 
power gain calculated in this configuration is the so-called unilateral power gain U [27]. 
We have determined the maximum oscillation frequency fmax as the value at which the 
extrapolation of U at low frequencies reaches one (0 dB) [28]. The frequencies fT,x and fmax 
are important FoMs in RF applications, especially fmax, since it is related to the maximum 
working frequency delivering power gain. 
RF stability can be determined from the small-signal model through the K-Δ test [28], 
which, given a frequency, classifies the device in the configuration shown in Fig. 4(a) into 
unstable, conditionally stable or unconditionally stable for the selected bias point. A device 
is stable for a given frequency if K > 1 and || < 1, conditionally stable if |K|<1 (or K > 1 
with || > 1), and unstable if K < -1. As for the unilateralized device, stability is reached 
when Re(z’11) and Re(z’22) are positive. Otherwise the unilateralized device would behave 
as conditionally stable. 
RESULTS AND DISCUSSION 
Firstly, we are interested in the bias dependent device stability map for the circuit 
configuration shown in Fig. 4(a). The result has been plotted in Fig. 5(a), (c) and (e), 
showing the stability behavior versus both the intrinsic Vds and gate voltage Vgs for different 
channel lengths, where we have assumed a representative value of the gate series resistance 
RG of 61.6 Ω µm2/L [26], [29]. In the horizontal axis, the gate voltage overdrive has been 
considered respect to the Dirac voltage VD. At this specific Vgs, the current Ids exhibits a 
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minimum in the transfer characteristic. It can be estimated as VD = Vgs0 + 0.5 Vds, where Vgs0 
is the flatband voltage [29], [30]. We have labelled the device as conditionally stable if 
|K| < 1 for low and medium frequencies and K > 1 for high frequencies. On the other hand, 
the device is labelled as unstable when the stability parameter is K < -1 for any frequency 
range. Notice that even if the device is not operated in the frequency range where K < -1, 
high frequency noise could drive the amplifier to produce undesired oscillations. We have 
found that, for channel lengths below 1 µm, there exists a region inside the considered bias 
window where the device is unstable for high frequencies according to the K-Δ test. This 
instability region appears only at the right part of the Vgs-Vds map (Vgs > VD, the electron 
branch), inside the NDR region [12], [30], and it grows as the channel becomes shorter. For 
long-channel devices (L > 1 µm) this NDR region would also exist but it is located beyond 
the computational window. Although the instability region is located inside the NDR area, 
it is worth noting that, for the short channel transistor (100 nm), there exists a sub-region 
where the device is conditionally stable under NDR operation. We will comment on the 
exploitation of this region later on to get negative-resistance gain [31], [32]. 
To get further insight into the stability for the analyzed amplifier configuration, the K-Δ 
test of the bias points marked as A, B and C in Fig. 5(e) have been represented in Fig. 6. 
 
Fig. 6. K-Δ stability test for a h-BN encapsulated 100-nm GFET at different bias points A, B, C corresponding 
to Vgs - VD = -1, 1 and 2 V, respectively. Vds is 0.4 V in all three cases. Biasing the device at C, values of K are 
produced below -1 for a range of frequencies, which is indicative of device instability.  
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Point A is located inside the hole branch (Vgs < VD) while B and C belong to the electron 
branch (Vgs > VD), both inside the NDR region. Biasing the device at A or B drives it into 
conditional stability up to ~ 2 THz and absolute stability beyond that frequency, as shown 
in Fig. 6(a). However, biasing the device at C produces a range of frequencies where the 
device is unstable (K < -1), so the GFET is unusable in the amplifier configuration analyzed 
in Fig. 4(a). 
Fig. 5(b), (d) and (f) show that fT,x, and thus current gain, are symmetric with respect to 
VD and increase with channel length reduction. The details on the scalability of the 
maximum fT,x for different Vds are shown in Fig. 7(a). For long channels, the scaling is 
proportional to 1∕L2 but it reaches eventually its physical limit for graphene vF/(2𝜋L), 
determined by the transit time vF/L, with the Fermi velocity vF ~ 10
8 cm s-1. The scaling thus 
changes to a 1/L trend for short channels. It is also noticeable that at channel lengths shorter 
than 100 nm, fT,x can slightly decrease with Vds, which is caused by carrier velocity 
saturation at the point where the type of carriers changes from electrons to holes inside the 
channel. According to our simulations, fT,x can reach values up to 5 THz for L down to 30 
 
Fig. 7. (a) Scaling of maximum fT,x as a function of channel length L and its dependence with the drain 
voltage. (b) Scaling of largest possible fmax for Vds = 0.1 V and Vgs < VD and comparison with state-of-the-art 
values of RF Si and InP transistors [33]. Blue squares correspond to a RG upscaling with L reduction and 
orange squares to a constant RG. Open symbols represent the fmax predictions that might be worth of 
reconsideration under the non-quasi-static hypothesis. 
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nm, a number that is superior to the ones gotten from RF transistors based on Si or InP [33]. 
Next, we deal with the scaling of fmax with the channel length, plotted in Fig. 7(b). The 
gate bias for fmax calculation has been set in the hole dominated I-V branch (Vgs < VD) in 
order to maximize its value at Vds = 0.1 V. The dashed line in the graph represents the 
 
 
 
 
Fig. 8. Drain current Ids, intrinsic transconductance gm, output conductance gd, and power gain (MSG/MAG 
and U) at 100 GHz, for a prototype GFET with L = 1 μm (a-e) and 100 nm (f-j). Dotted lines indicate the set 
of points for gd = 0. White regions in the MSG/MAG diagrams correspond to the instability regions. In the U 
diagrams, white regions correspond to negative values of U. White solid lines indicate the set of bias points 
for which both U and MSG/MAG are equal to one. 
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physical limit for the cutoff frequency vF/(2𝜋L) and is represented for comparison. The 
frequency fmax has been calculated for two different scenarios: in the first one, RG upscales 
with channel length reduction, and in the second, RG is kept constant with the channel 
length [14]. According to our simulations, fmax for L = 30 nm and RG = 2 kΩ µm can reach 
values of up to 10 THz. Reducing RG to 60 Ω µm can improve this value, largely surpassing 
vF/(2𝜋L). Although fmax is not affected by this limit, more accurate calculations may need 
developing a non-quasi-static small-signal model [34], [35], which is beyond the scope of 
this work. Nevertheless, our results indicate that GFET transistors based on h-BN 
encapsulated graphene are expected to overcome the best values of fmax demonstrated in 
technologies based on Si or InP [33]. 
Both MSG/MAG and U at a working frequency of 100 GHz can be examined in Fig. 8 as 
a function of the bias, together with gm, gd and the drain current Ids of the GFET. These 
magnitudes are represented for channel lengths of 1 µm and 100 nm. In all graphs, the 
dashed line delimits the NDR region (gd < 0). From Fig. 8 (i), MSG/MAG presents large 
values when gd is close to 0 for a channel length of 100 nm: up to 15 dB. However, the 
proximity of the unstable region could drive the device into an undesired oscillating 
behavior. Since the NDR sub-region of conditional stability is narrow, it might be 
 
Fig. 9. (a) Instability region for different RG values. For RG < 10 Ω µm, the area of instability does not further 
decrease significantly. Dashed line is the limit of the NDR region. (b) fmax as a function of the RG for different 
bias points marked in (a). When the device is polarized in the electron branch, it becomes unstable for high 
values of RG.  
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preferable to bias the GFET in the hole branch (Vgs < VD), keeping the unstable region far 
from the selected bias point. Although the power gain only reaches 1 dB for the 1 µm 
channel transistor, the 100 nm long transistor can achieve up to 10 dB in this branch. 
Regarding the power gain in the unilateralized configuration, it can be observed in Fig. 
8(e) and (j) that the GFET presents a wide bias region where unilateral power gain (U > 1) 
can be reached. When the device is biased at the hole branch, the unilateral power gain 
could be much higher than MSG/MAG for the non-unilateralized case, reaching values of 
20 dB and 35 dB for the 1 µm and 100 nm transistors, respectively. This is an unexpected 
result because the device operates far away from current saturation. In the sub-region of the 
map where 0 < U < 1, no power gain amplification is expected. Interestingly, there is a sub-
region with U < 0 produced when the device is biased in the NDR area. In this sub-region 
of negative-resistance gain the resulting product Re(z’11)×Re(z’22) of the unilateral device is 
negative [27], [36]. In such a case, the power amplifier needs to be carefully terminated to 
avoid instability, i.e., it is needed to enforce Re(ZL+Z’out) > 0 and Re(ZS+Z’in) > 0 in the 
scheme of Fig. 4(b), where Z’in= z’11 and Z’out= z’22 [12], [37]. In practice, a careful choice 
of ZL and ZS must be done keeping the unstable region far enough at the expense of a power 
gain degradation. On the other hand, another interesting option to exploit the U < 0 
negative-resistance gain sub-region is to use the device in a single-port reflection amplifier 
configuration, which requires the use of a circulator. Since the real part of z’22 (or z'11) is 
negative, the device presents power gain in port 2 (or port 1). The NDR device can send 
back an amplified signal to the circulator, which would separate incident and reflected 
waves [31], [38].  
Let us focus now on the role that RG plays in defining the stability and power gain. To 
illustrate this, we have plotted in Fig. 9(a) the stability map corresponding to a 100 nm 
GFET with RG ranging from 10 kΩ µm down to 10 Ω µm. The dotted line defines the edge 
of the NDR region, while the solid lines define the stability region edge. As the value of RG 
decreases, the area of instability in the map is reduced. Further decrease of RG below 10 
Ω µm does not reduce significantly the region of instability. The choice of the bias point is 
hence important to guarantee a proper amplifier design. Regarding the maximum operating 
frequency with power gain, Fig. 9(b) illustrates the behavior of fmax as a function of RG for 
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different biases, which are marked in Fig. 9(a). In the graph, the dotted curves indicate that 
the device becomes unstable in these conditions. As RG grows, fmax falls to zero in all cases. 
The GFET remains conditionally stable if it is biased in the hole branch (point A, gd > 0) 
while it turns from conditionally stable into unstable if biased in the electron branch (point 
B, gd < 0). In the latter case, as the RG increases, input and output ports get progressively 
decoupled and the value of the output impedance Zout approaches Z22. The real part of Z22 is 
negative due to the NDR, so Re(Zout) < 0 may cause oscillations at the output. If a lower Vds 
is chosen, the limit of stability appears for a larger RG. All of this leads to the conclusion 
that it is quite significant to have a low RG in order to both minimize the unstable region 
and maximize fmax for a particular bias point. 
CONCLUSIONS 
In this work, we have first simulated the carrier mobility and saturation velocity in h-BN 
encapsulated graphene via an accurate EMC simulator that takes into account the complex 
interplay among the scattering mechanisms impacting on the carrier transport and correctly 
reproduces experimental mobility measurements. The results are fed into a self-consistent 
drift-diffusion simulator, whose output are the DC characteristics of the h-BN encapsulated 
GFET. Then, the transistor RF FoMs together with the stability map have been obtained by 
using an appropriate intrinsic small-signal model of the GFET, which includes the non-
reciprocal capacitances of the GFET, along with the series resistances at source, drain and 
gate. Parasitic capacitances have not been considered. We have found that channel length 
scaling is beneficial in terms of RF performance although there exists a trade-off between 
power gain and device stability. Specifically, we have found that fT,x could be scaled up to 
the physical limit imposed by the inverse of the transit time, and can reach several THz. It 
can also be expected that fmax will reach the THz range for channel lengths below 100 nm, 
being h-BN encapsulated GFETs potentially superior to InP and Si RF transistors. We have 
found that the device instability is related to the NDR operation. However, biasing the 
device at the hole branch, even far from current saturation, both high power gain and 
stability are feasible. We have also discussed the benefits of device unilateralization to get 
power gain and negative-resistance gain. Finally, we have quantified the relevance of RG 
reduction in getting both maximum RF performance and device stability. 
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